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The Half Cell on the left contains a graphite cathode pellet behind a solid-electrolyte film. The half
cell on the right contains a graphite/iodine pellet behind a solid-electrolyte film; the darkening of this
cell was caused by diffusion of iodine through the solid electrolyte.
Four-Quadrant Analog Multipliers Using G4-FETs
Devices with independently biased multiple inputs are exploited to simplify multiplier circuits. 
NASA’s Jet Propulsion Laboratory, Pasadena, California
Theoretical analysis and some experi-
ments have shown that the silicon-on-in-
sulator (SOI) 4-gate transistors known as
G4-FETs can be used as building blocks
of four-quadrant analog voltage multi-
plier circuits. Whereas a typical prior
analog voltage multiplier contains be-
tween six and 10 transistors, it is possible
to construct a superior voltage multi-
plier using only four G4-FETs. 
A G4-FET is a combination of a junction
field-effect transistor (JFET) and a metal
oxide/semiconductor field-effect transis-
tor (MOSFET). It can be regarded as a
single transistor having four gates, which
are parts of a structure that affords high
functionality by enabling the utilization of
independently biased multiple inputs.
The structure of a G4-FET of the type of
interest here (see Figure 1) is that of a
partially-depleted SOI MOSFET with two
independent body contacts, one on each
side of the channel. The drain current
comprises of majority charge carriers
flowing from one body contact to the
other — that is, what would otherwise be
the side body contacts of the SOI MOS-
FET are used here as the end contacts
[the drain (D) and the source (S)] of the
G4-FET. What would otherwise be the
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Figure 1. In this G4-FET, the top gate plays the same role as does the sole gate in a conventional accumulation-mode MOSFET. The side gates (JG1 and JG2)
provide additional degrees of freedom for design and operation, beyond those of a conventional MOSFET.
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source and drain of the SOI MOSFET
serve, in the G4-FET, as two junction-based
extra gates (JG1 and JG2), which are used
to squeeze the channel via reverse-biased
junctions as in a JFET. The G4-FET also in-
cludes a polysilicon top gate (G1), which
plays the same role as does the gate in an
accumulation-mode MOSFET. The sub-
strate emulates a fourth MOS gate (G2).
By making proper choices of G4-FET
device parameters in conjunction with
bias voltages and currents, one can de-
sign a circuit in which two input gate
voltages (Vin1,Vin2) control the conduc-
tion characteristics of G4-FETs such that
the output voltage (Vout) closely approx-
imates a value proportional to the prod-
uct of the input voltages. Figure 2 de-
picts two such analog multiplier circuits.
In each circuit, there is the following:
• The input and output voltages are dif-
ferential,
• The multiplier core consists of four G4-
FETs (M1 through M4) biased by a
constant current sink (Ibias), and 
• The G4-FETs in two pairs are loaded by
two identical resistors (RL), which con-
vert a differential output current to a
differential output voltage.
The difference between the two cir-
cuits stems from their input and bias con-
figurations. In each case, provided that
the input voltages remain within their de-
sign ranges as determined by considera-
tions of bias, saturation, and cutoff, then
the output voltage is nominally given by
Vout = kVin1Vin2, where k is a constant gain
factor that depends on the design param-
eters and is different for the two circuits.
In experimental versions of these cir-
cuits constructed using discrete G4-
FETs and resistors, multiplication of
voltages in all four quadrants (that is, in
all four combinations of input polari-
ties) was demonstrated, and deviations
of the output voltages from linear de-
pendence on the input voltages were
found to amount to no more than a few
percent. It is anticipated that in fully in-
tegrated versions of these circuits, the
deviations from linearity will be made
considerably smaller through better
matching of devices.
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Figure 2. These Two G4-FET Analog Multiplier Circuits are examples of implementation of four-quad-
rant multipliers using fewer transistors than were previously required for such multipliers.
Noise Source for Calibrating a Microwave Polarimeter
This compact unit can readily be integrated into an airborne microwave instrumentation.
Goddard Space Flight Center, Greenbelt, Maryland
A correlated-noise source has been
developed for use in calibrating an air-
borne or spaceborne Earth-observing
correlation microwave polarimeter that
operates in a pass band that includes a
nominal frequency of 10.7 GHz. Devia-
tions from ideal behavior of the hard-
ware of correlation polarimeters are
such as to decorrelate the signals meas-
ured by such an instrument. A corre-
lated-noise source provides known input
signals, measurements of which can be
